



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/841,775	04/24/2001	Gregory J. Smith	50019.45US01/P04877	6876		
23552	7590 03/26/2004		EXAMINER			
MERCHANT & GOULD PC			CHASE, SHELLY A			
P.O. BOX 290 MINNEAPOL	3 IS, MN 55402-0903		ART UNIT	PAPER NUMBER		
• • • • • • • • • • • • • • • • • • • •	,		2133	2		
			DATE MAILED: 03/26/200	DATE MAILED: 03/26/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

					//		
		Applicati	on No.	Applicant(s)			
	09/841,7	75	SMITH, GREGORY J.				
Office Action Summary		Examine	r	Art Unit			
		Shelly A	Chase	2133			
The MAILING Period for Reply	3 DATE of this commur	nication appears on th	e cover sheet with th	ne correspondence address			
THE MAILING DAT - Extensions of time may be after SIX (6) MONTHS from the seriod for reply specified for reply is serious for reply in the serious for reply within the Any reply received by the	FATUTORY PERIOD F TE OF THIS COMMUN be available under the provisions om the mailing date of this commic cified above is less than thirty (3 specified above, the maximum sign as set or extended period for reply the Office later than three months stment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no exmunication. 80) days, a reply within the statutory period will apply and v y will, by statute, cause the ap	vent, however, may a reply b tutory minimum of thirty (30) vill expire SIX (6) MONTHS (plication to become ABANDO	the timely filed I days will be considered timely. I from the mailing date of this communic ONED (35 U.S.C. § 133).	ation.		
Status							
1)⊠ Responsive t	o communication(s) file	ed on 24 April 2001.					
2a) ☐ This action is		2b)⊠ This action is	non-final.				
3)☐ Since this ap							
closed in acc	ordance with the pract	ice under <i>Ex parte</i> Q	<i>uayle</i> , 1935 C.D. 11	, 453 O.G. 213.			
Disposition of Claims							
4)⊠ Claim(s) <u>1-22</u>	is/are pending in the	application.					
4a) Of the ab	ove claim(s) is/a	are withdrawn from co	onsideration.				
5)⊠ Claim(s) <u>1-9</u>	<u>and 14-20</u> is/are allow	ed.					
6)⊠ Claim(s) <u>10-</u> 1	<u>13,21 and 22</u> is/are reje	ected.					
	is/are objected to.						
8) Claim(s)	are subject to restri	ction and/or election	requirement.				
Application Papers							
9) The specificat	tion is objected to by th	ne Examiner.					
10) The drawing (s) filed on is/are	: a) accepted or b) ☐ objected to by t	he Examiner.			
Applicant may	not request that any obje	ection to the drawing(s)	be held in abeyance.	See 37 CFR 1.85(a).			
·	- ', '	-	- ,	s objected to. See 37 CFR 1.12			
11)∐ The oath or d	eclaration is objected t	o by the Examiner. N	ote the attached Of	fice Action or form PTO-152	2.		
Priority under 35 U.S.	C. § 119	,					
a) ☐ All b) ☐ S	nent is made of a claim Some * c)⊡ None of: ed copies of the priority			9(a)-(d) or (f).			
	ed copies of the priority	•		cation No			
	· · · · · · · · · · · · · · · · · · ·			eived in this National Stage)		
applica	ation from the Internation	onal Bureau (PCT Ru	le 17.2(a)).				
* See the attach	ed detailed Office action	on for a list of the cer	ified copies not rece	eived.			
Attachmont(s)							
Attachment(s) 1) Notice of References	Cited (PTO-892)		4) Interview Sumn	nary (PTO-413)			
2) Notice of Draftspersor	ail Date	•					
3) Information Disclosure Paper No(s)/Mail Date		r PTO/SB/08)	5)	nal Patent Application (PTO-152)			

Application/Control Number: 09/841,775

Art Unit: 2133

DETAILED ACTION

1. Claims 1 to 22 are presented for examination.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims **10** to **13** are rejected under 35 U.S.C. 102(e) as being anticipated by Sim et al. (USP <u>6546511 B1</u>).

Claim 10:

Application/Control Number: 09/841,775

Art Unit: 2133

Sim teaches parallel testing of an integrated circuit including a plurality of functional blocks, the method comprising: a common input stimulus being applied to all the functional blocks (see col. 3, lines 25 to 30), interpreted as "creating a test to verify the redundancy of a functional block within a circuit," and a comparator receiving the outputs of each functional block, determining if the outputs are the same (see col. 3, lines 31 to 40), interpreted as "performing the test to verify the redundancy of the functional block within the circuit." Sim also teaches a discriminator checking the output of the functional block against a target signal to verify the test (see col. 3, lines 56 et seq.).

As per claim **11**, Sim teaches if the functional block passes the test the circuit is accepted (see col. 4, lines 1 to 13).

As per claim **12**, Sim teaches parallel testing of a plurality of functional blocks within the in the circuit (see col. 3, lines 22 to 25).

4. Claims **21** to **22** are rejected under 35 U.S.C. 102(b) as being anticipated by Liebergot et al. (USP <u>4233682</u>).

Claim 21:

Liebergot teaches fault detection and isolation system for an integrated circuit wherein the integrated circuit includes a functional logic [10] and a duplicate functional logic [12] for testing multiple faults of the chip, the system comprising: fault detectors [21 & 23] receives the input data and control data that are routed to the logic chains [11 & 12] (see col. 3, lines 44 to 55), interpreted as "a means for accessing a plurality of

Application/Control Number: 09/841,775

Art Unit: 2133

Page 4

occurrences of the function on the circuit," comparators [41 and 44] receiving the outputs form the logic circuits and comparing the received outputs to detect for errors (see col. 4, lines 34 et seq.), interpreted as "a means for performing at least one test to verify the redundancy of the function on the circuit," and an error encoding circuit [27] receiving the compared output and determining if the chip should be isolated (see col. 5, lines 20 et seq.), interpreted as "a means for determining if the plurality of the occurrences of the function on the circuit passed the at least on test."

As per claim 22, Liebergot teaches an error handling chip for monitoring the testing of the chips and making a decision (see col. 5, lines 30 et seq.).

Allowable Subject Matter

- 5. Claims 1 to 9 and 14 to 20 are allowed.
- 6. The following is a statement of reasons for the indication of allowable subject matter: the prior art made of record teaches a method and an apparatus for testing the redundancy of a circuit, for instance, Kim et al. (USP 4821271), discloses a method and circuit for checking integrated circuits including a functional redundancy checking logic wherein the output of the chip is checked within a certain time window and Johnson et al. (USP 4903270), teaches an apparatus for self-checking of functional redundancy check logic wherein a chip having identical modules is configure as a master and a checker and error detection is performed detecting errors in the checker. However, the prior art made of record taken alone or in combination fail to teach or fairly suggest or render obvious the novel elements of the instant invention.

Art Unit: 2133

Claims 1 and 14:

The prior art made of record fail to teach or fairly suggest an apparatus for verification of redundant functions on a circuit comprising: a test interface circuit including an input and an output arranged to receive an input signal, and in response to the input signal, supply a test signal, indicating a function on the circuit to test. Claims 2 to 5 and 15 to 20 are directly or indirectly dependent on claims 1 and 14 thus; these claims are allowable over the prior art made of record.

Claim 6:

The prior art made of record fail to teach or fairly suggest an apparatus for redundant functions verification for an integrated circuit, the circuit a mixed signal circuit and configuration, control and testing circuitry for the mixed signal circuit, comprising: a protocol logic interface circuit arranged to receive a control signal and arranged to activate a test mode within the circuit in response to the control signal, the test mode arranged to test a functional block and a redundant functional block within the circuit. Claims 7 to 9 are directly or indirectly dependent on claim 6 thus; these claims are allowable over the prior art made of record.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Shelly A Chase whose telephone number is 703-308-7246. The examiner can normally be reached on Mon-Thur from 8:00 am to 6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 703-305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).